Part Number Hot Search : 
P1300 F1D38 TDA9103 28F00 BL0936 205D6 LM158YDT 25C640
Product Description
Full Text Search
 

To Download AIVR3K Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  integrated circuits inc. AIVR3K series mar 27, 2012 2 a plus make your production a-plus data sheet aivr 3k10 C 10 sec aivr 3k 21 C 21 sec aivr 3k 42 C 42 sec a plus integrated circuits inc. sales e-mail: sales@aplusinc.com.tw address: 3 f-10, no. 32, sec. 1, chenggung rd., taipei, taiwan 115, r.o.c. (115) ???^?? 32 ? 3 ? 10. tel: 886-2-2782-9266 fax: 886-2-2782-9255 http: //www.aplusinc.com.tw support e-mail: service@aplusinc.com.tw
integrated circuits inc. AIVR3K series mar 27, 2012 3 features embedded otp memory and 8-bit mcu built-in oscillator and power on reset circuits to reduce external components. 2.2v C 3.6v single power supply and < 5ua low stand -by current. 10, 21 and 42sec voice duration at 6 khz sampling w ith 4-bit adpcm compression. combination of voice building blocks to extend play back duration. table entries are available for voice block combina tions. user selectable pcm or adpcm data compress. voice group trigger options: edge / level; hold / u n-hold; retrigger / non-retrigger. programmable i/os, timer interrupt and watch dog ti mer. pwm vout1 and vout2 drive speaker directly with 2 l evels volume control. d/a cout with ramp-up ramp-down option to drive spe aker through an external bjt. windows based development system and usb programmer support. description aplus AIVR3K is a 8-bit cpu based voice chip serie s. it is fabricated with standard cmos process with embedded voice storage otp memory. it can store from 10 to 42sec voice message with 4-bit adpcm compression at 6khz sampling rate. 8-bit pcm is also available as user selectable option to improve sound quality. depend ing on ic body, there are up to eight programmable i/o pins. key trigger and parallel cp u trigger mode can be configured according to different application requirements. user selectabl e triggering and output signal options provide maximum flexibility to various applications. fully integrated system oscillator, power-on reset, 8- bit current mode d/a output and pwm direct speaker driving output to minimize external components count. two level volume control for pwm direct speaker driving output. part number duration programmable io AIVR3K10 10 sec 4 AIVR3K21 21 sec 4 AIVR3K42 42 sec 8
integrated circuits inc. AIVR3K series mar 27, 2012 4 pin configurations note: 14 pins and 8 pins packages are available for AIVR3K42 pin descriptions pin names description vout1 pwm output to drive speaker directly vout2_ cout pwm output or cout dac output select by programmabl e option (cout is not available on AIVR3K10) vss power ground vdd positive power supply pbm programmable i/o pins (m: 0 to 2) pb3 input pin with programmable pull-down pcn programmable i/o pins (n: 0 to 3 for AIVR3K42 o nly) note: 1. pins required for otp program include pb0 to pb3 , vout1, vout2_cout, vdd and vss. 2. pbm and pcn are software programmable i/o pins t hat can be set to different configurations such as pure input, input with pull-up, input with pull- down and output. the programmable i/o pins set up will take effect immediately after power-on rese t. 3. 8-pin and 14-pin packages are available for aivr 3k42.
integrated circuits inc. AIVR3K series mar 27, 2012 5 block diagram absolute maximum ratings symbol rating unit v dd - v ss -0.5 ~ +4.0 v v in v ss - 0.3 integrated circuits inc. AIVR3K series mar 27, 2012 6 dc characteristics t a = 0 to 70 , v dd = 3.0v, v ss = 0v symbol parameter min. typ. max. unit conditions v dd operating voltage 2.2 3.0 3.6 v i sb standby current ? 1 5 a i/o properly terminated i op operating current ? 4 15 ma i/o properly terminated v ih "h" input voltage 2.5 3.0 3.5 v v dd =3.0v v il "l" input voltage -0.3 0 0.5 v v dd =3.0v i voutl v out low o/p current ? 130 ? ma vout=1.0v (note 1) i vouth v out high o/p current ? -130 ? ma vout=2.0v (note 1) i co c out o/p current ? -2 ? ma data = 80h i oh o/p high current ? -5 ? ma v oh =2.5v i ol o/p low current ? 20 ? ma v ol =0.3v rn vout vout pull-down resistance ? 100k ?  vout pin set to internal pull-down rn pb3 programmable i/p pin pull-down resistance ? 1m ?  pb3 is set to internal pull- down rn pio programmable io pin pull-down resistance ? 1m ?  pbm, pcn, are set to internal pull-down ru pio programmable io pin pull-up resistance 3.3k 4.7k ?  pbm, pcn, set to internal pull-up d fs/fs frequency stability -3 ? +3 % v dd = 3v +/- 0.4v d fc/fc chip to chip frequency variation -5 ? +5 % also apply to lot to lot variation note: 1. the current value is for normal volume. it is d ouble for high volume. the vout volume is selected by using the development system software p rovided. 2. where pbm stands for programmable i/o pins pb0, pb1 and pb2; pcn stands for programmable i/o pins pc0, pc1, pc2 and pc3.
integrated circuits inc. AIVR3K series mar 27, 2012 7 pwm direct drive for 8 ohm speaker when pwm output is selected, the vout1 and vout2 pi ns can direct drive a speaker to provide sound playback. the vout1 and vout2 are powerful d riving pins. to reduce the digital noise from affecting the vdd and vss stability, the follo wing filter connection should be applied to the vout1 and vout2 pins. the exact filter used is dep endent on the sound type and sound volume. note: no additional filter connection is needed for 16  speaker. vout1 vout2 8  speaker c 1000p ~ 0.01uf r 5 
integrated circuits inc. AIVR3K series mar 27, 2012 8 typical applications key single mode with speaker direct drive (pwm) c1 must be connected directly on the vdd and vss pi ns of the chip key single mode with cout speaker drive (dac) c1 must be connected directly on the vdd and vss pi ns of the chip rb is base resistor from 120 ohm to 390 ohm depends on value of vdd and transistor gain. tr is an npn transistor with beta larger than 150, e.g. 8050d.
integrated circuits inc. AIVR3K series mar 27, 2012 9 key sequence mode with speaker direct drive (pwm) c1 must be connected directly on the vdd and vss pi ns of the chip key sequence mode with cout speaker drive (dac) c1 must be connected directly on the vdd and vss pi ns of the chip rb is base resistor from 120 ohm to 390 ohm depends on value of vdd and transistor gain. tr is an npn transistor with beta larger than 150, e.g. 8050d.
integrated circuits inc. AIVR3K series mar 27, 2012 10 cpu address mode with speaker direct drive (pwm) c1 must be connected directly on the vdd and vss pi ns of the chip cpu address mode with cout speaker drive (dac) c1 must be connected directly on the vdd and vss pi ns of the chip rb is base resistor from 120 ohm to 390 ohm depends on value of vdd and transistor gain. tr is an npn transistor with beta larger than 150, e.g. 8050d.
integrated circuits inc. AIVR3K series mar 27, 2012 11 bonding diagrams pad opening 70x70um. substrate should be connected to vss.
integrated circuits inc. AIVR3K series mar 27, 2012 12 history 2012/03/27 modify section: typical applications. 2010/01/26 the 1 st release version.


▲Up To Search▲   

 
Price & Availability of AIVR3K

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X